In this paper, we propose novel low-cost methods that combine static logic implications and binary resolution to significantly increase the number of non-trivial signal relations learned from the circuit. The proposed method first applies resolution techniques to learn new static single-node implications and then uses them to learn powerful multi-node implications. All the newly learned relations help in extracting more necessary assignments for a given fault, potentially increasing the chance for a conflict to occur among the necessary assignments. Experimental results on ISCAS89 and ITC99 benchmarks show that our method can identify significantly more untestable faults compared to existing non branch-and-bound based techniques.
INTRODUCTION
Untestable single stuck-at-faults often present tremendous challenge for ATPG engines because of the non-existence of a single input vector/sequence that can detect these faults. This problem becomes further complicated for sequential circuits because of the additional process required in justifying a state that enables the detection of a fault. Identifying the untestable faults through low-cost techniques can be extremely beneficial to avoid the huge processing times incurred by the ATPG engines upon handling these hard untestable faults. supported in part by NSF Grants 0196470, 0098304 and 0305881
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. The Single Fault Theorem presented in [1] unrolls the sequential circuit for a given number of time-frames and verifies through combinational ATPG whether a fault is detectable by injecting it in the right-most time-frame. If no vector can detect the fault in such a setup, then the fault is guaranteed to be sequentially untestable. On the other hand, if the fault-effect can be propagated to a primary output or flip-flop in the right-most time-frame, nothing can be concluded. Usually, a larger number of unrolled time-frames leads to more untestable faults found. Three new procedures extending the single-fault theorem were introduced in [2] to aid the identification of a larger set of untestable faults. While these techniques reduce the sequential ATPG problem to that of a combinational ATPG, the complexity is still exponential in the circuit size in the worst case.
A fault-independent algorithm, FIRE, is proposed in [3] for combinational circuits that identifies redundant faults requiring conflicting values in the circuit. Unlike branch-and-bound methods that have exponential complexity, FIRE's complexity is polynomial in the circuit size. In its implementation, redundant faults that require conflicts on a single line were reported. Since no branch-and-bound search is involved, it has been effective for a number of circuits. This concept has been extended to identify sequentially untestable faults in [4] by formulating new validation rules for propagating uncontrollability and unobservability conditions across frame boundaries.
Illegal states are identified using BDDs in [5] which are then used to identify sequentially untestable faults. The performance of this technique depends on the efficiency of capturing as many illegal states as possible and hence is more attractive for smaller circuits. Impossible value combinations between a gate output and its fanins have been used in [6] to identify faults that require an locally impossible value combination as untestable. This technique has been extended in [7] to obtain multi-line conflicts between a gate and its immediate justification frontier which can capture more untestable faults.
MUST, proposed in [8] , aims at finding conflicts among necessary multiple stem assignments for a given fault. Since it targets each fault at a time, the new necessary assignments derived in the process can be effective in leading to a conflict if a fault is untestable. It has been shown in [8] that the faults identified as untestable by MUST are potentially hard for sequential ATPG engines. Though powerful for small and medium-sized circuits, the memory requirement for storing all the necessary values for the faults limit the algorithm's effectiveness for large circuits.
It can be seen that the performance of most of the untestable fault identification algorithms depend on the underlying set of implications deduced from the circuit. More non-trivial relations available allows for more untestable faults (if they exist) that an algorithm can identify. Techniques such as Recursive learning [9] and Ex-tended Backward learning [11] have been proposed in the past for computing more implications. Two procedures employing recursive learning have been developed in [10] to check the inconsistency of the set of necessary assignments for a fault. While learning of unlimited recursion depth can capture all the necessary assignments for a given line, it often becomes prohibitive due to the exponential time complexity in the recursion depth. Hence a smaller recursion depth is often desirable. Finally, finding (untestable) faults that become untestable for all the four logic combinations of a pair of gates was attempted in [13] . To avoid exploring all gate pairs, the gates that lie locally close (e.g., in the same circuit level) were targeted.
In this paper, we propose two novel, low-cost techniques that can increase the set of necessary assignments for a given fault. We combine binary resolution and static learning to deduce powerful implications whose computation can be integrated with the computation of either extended backward or recursive learning. Using the learned implications, our technique aims at quickly extracting nontrivial multi-node relations that can be extremely useful for deducing more implications dynamically for a given fault. In addition, we provide heuristics to efficiently store the necessary assignments for each fault. Application of our technique to ISCAS and ITC benchmarks show that significantly more untestable faults can be identified.
The rest of the paper is organized as follows: Section 2 describes the preliminaries; Section 3 presents our contribution and algorithms. We provide the overall algorithm in Section 4 and the experimental results are reported in Section 5. In Section 6, we conclude the paper.
PRELIMINARIES

Terms and Notations
Throughout the paper, we use the following notations: A Boolean gate is denoted with an upper-case alphabet such as
etc. and a Boolean logic value § or ¥ is denoted with the lower-case alphabeẗ . A node is a value assignment to a gate ( § or multi-node relations within it. In general, we use both the terms conflicting scenario and multi-node relation inter-changeably.
A gate is said to be specified if it is assigned a logic value¨. If its value is unknown, then the gate is said to be unspecified. A specified gate is said to be unjustified (by its inputs) if the current assignments (if any) of its inputs do not justify the output value of the gate. For example, an OR gate assigned to value ¥ with none of its inputs assigned to value ¥ is an unjustified gate. ) are added to the graph. Adding a new implication edge to the graph can have quadratic impact on the total number of implications due to their transitive property. Using a edge-weighted graph structure to store the implications helps in (i) obtaining implications through several time-frames without actually unrolling the circuit and (ii) provides a compact way to store all the learned implications. For more details on the construction of an implication graph, the reader is referred to [12] . Below, we review the existing implication learning techniques. Recursive Learning (RL): Recursive learning generalizes the concept of an unjustified gate to make precise forward implications and aims at capturing the implications common in all the justification scenarios. Higher recursion depths help in extracting more complicated implications from the circuit but are prone to an explosion in time.
Implication Graph
Extended
At this point, we note that implications obtained through EBL are strictly a subset of those obtained through RL because of the generalized unjustified gate definition used in [9] . Nevertheless, our current implementation is based on the unjustified gate concept of EBL and can also be applied along with RL.
Review of Recurrence Relations [7]
Recurrence relations are used to identify gates that are sequentially unachievable to a certain value ( § or 
¡ (
for their detection are sequentially untestable. For more details on recurrence relations, the reader is referred to [7] .
Review of MUST [8]
The MUST procedure for untestable fault identification involves two phases. The first is a preprocessing phase during which the subset of necessary assignments is computed for each fault. Es-sentially, if a fault f becomes untestable due to a stem assignment ¡ (
, then ¡ ( g e¨ i s stored as a necessary stem assignment for f. In the second phase, all such required stem assignments for each fault are injected onto the circuit and simulated. If an implication conflict occurs or if the fault cannot be activated or observed anymore, then it is said to be untestable; else nothing can be concluded.
RESOLUTION-BASED LEARNING
Binary resolution is a deductive step employed to obtain powerful relationships by quantifying a variable. Given two set(s) of conflicting scenarios with one set involving a node In section 3.1, we use this concept to deduce powerful singlenode implications. In section 3.2, a series of resolutions are then applied using the conflicting scenarios in the circuit to learn nontrivial multi-node relations, which cannot be derived directly from the single-node implications. as the resolving nodes. Given Lemma 1, one can aim at finding base nodes such that the intersecting set r of the resolving nodes is non-empty. But, in order to avoid selecting too many base nodes for a given resolver gate, we formulate this problem in the reverse way to find good resolver gates for a given base node. Recall that during the application of EBL for a node A , we find unjustified gates and use their unspecified inputs for justifying them. We find that such unspecified inputs for an unjustified gate are good candidate resolver gates for the base node A . This heuristic selection helps in (1) capturing efficient reconvergences of the resolving nodes through the base node and (2) keeping the simulation overhead as small as possible since half of the work is already being done during the EBL computation. To further reduce the simulation costs, the two resolving nodes can be bit-packed and simulated together.
Learning New Single-Node Implications
We While the above implication can be learned with RL with a deep level of recursion, our technique can find it very quickly without any recursion. This example emphasizes that our technique can quickly capture non-trivial relations which occur due to the reconvergences inside the circuit. Such internal relations are very powerful, and adding them to the implication graph enables us to capture even more powerful implications during the learning process. Note that such resolution can be performed dynamically for each fault as is done in [15] but is subject to two major drawbacks: first, the implications of the resolving nodes are not established beforehand and hence it misses several crucial relations, and second, checking for common implications at every decision level would need excessive ATPG run times. In the case of static learning such as our method, in the worst case, this is performed quadratic to the number of nodes in the circuit. So far we have described the case where only a single gate is used for resolution under a base node. Note that in Figure 2 , when gate 4 becomes unjustified for node ¡ , multi-gate resolution can also be performed using the three sets (
P
), (
P $
) and (
$ 2 P
) because it automatically covers the binary resolutions on the unspecified inputs as well as the complete justification scenarios for
( §
. Even though such an enumeration would be intuitively more powerful, it would be expensive for taking the transitive closures on the implication graph as well as for performing logic simulation. For an unjustified gate with
Learning Multi-Node Implications
We refer to the multi-node relation between a gate and its immediate inputs as a Primary multi-node relation. For example, (4
, where
represents the number of single-node implications of the node ¡ . However, since the primary multi-node relation for the OR gate is sufficient to deduce all such multi-node relations, they do not help in increasing the necessary assignments for any fault. Instead, one would be interested in extracting non-trivial multi-node relations that are not covered by the primary relations.
Our algorithm targets learning of such relations. Note that multinode relations are, in general, less powerful compared to singlenode implications and hence low-cost algorithms should be employed to identify them. The method we propose is based on simple traversals on the implication graph and does not involve computation intensive tasks such as logic simulation. We describe our learning in two-phases as given below.
Phase I: Obtaining Conflicting Scenarios:
In this phase, we extract conflicting scenarios for each node in the circuit. Figure 3 shows four such scenarios for AND gates, and the discussion below can be extended to all other gate types.
Consider Thus, our phase I can be concluded as finding conflicting scenarios such as those in Figures 3(c) and 3(d) which are obtained as a result of at least two binary resolutions. Data from Phase I can be extracted using just one traversal of the implication graph.
Phase II: Applying Resolutions in Series:
In this phase, we apply a series of binary resolutions to scenarios identified in Phase I to obtain non-trivial relations that can be extremely useful for enhancing the set of necessary assignments.
We explain our algorithm using the examples illustrated in Figure  4 where the dashed lines represent structural paths in the circuit.
Consider Figure 4( (1), (2) and (3) (4), (5) and (6) (1) and (2) and hence we can stop our resolution process.
Note that, in Phase II, the deduced relations (4) and (7) are not useful whereas relation (10) holds true globally. In both of these examples, we only needed 3 traversals on the implication graph to obtain the relations that involve 3 nodes. Our phase II of the algorithm can thus be generalized as applying a series of resolutions on the phase I scenarios using the single-node implications from the implication graph. If all the nodes present in the (original) conflict-ing scenarios found in Phase I are eliminated, the resulting relation
OVERALL ALGORITHM
We have integrated both of the proposed learning mechanisms into our tool Untestable Fault Omitter (UFO). The overall tool flow is given in Figure 5 . For best performance, implications are computed for each node from inputs to outputs in a breadth-first manner (similar to [11] ). As mentioned before, Extended Backward Learning of step 1(a) and our implication extraction techniques (section 3.1) of step 1(b) are performed together to minimize computation effort. After computing implications for a node, it checks to see if it satisfies the recurrence relation criteria; if so, it is marked as sequentially unachievable. Where as 1(a) and 1(b) are implications based on structural analysis, step 1(c) helps to learn sequentially unachievable nodes. More implications learnt from 1(a) or 1(b) can lead to finding more unacheivable values in 1(c). Once the implication graph is built, we compute the Phase I and Phase II of multi-node relations (section 3.2) in steps 2(a) and 2(b). All the learned information is then fed to the modified MUST procedure (explained below) in step 3, which includes both the stem analysis and untestable fault identification. The original MUST algorithm of [8] does not employ an implication graph and it stores the necessary stem assignments for each fault as obtained in the pre-processing phase. Note that as more implications become available, the number of assignments needed to be stored can be huge and cause potential memory explosion. If an implication path is present in the circuit such as in the pre-processing stage is sufficient to obtain all other necessary assignments from the implication graph when fault f is targeted during the second phase of MUST. Our current implementation thus uses a depth-first traversal to go to the last node reached in a transitive closure and performs MUST for a node when it is encountered in the return path. Likewise, if there are strongly-connected components (SCCs) in the graph, phase I of MUST needs to be performed for only one representative node in the SCC to reduce computation costs. In our experiments, we found that the memory needed to store the necessary assignments was only two to three times the size of the implication graph for a circuit.
EXPERIMENTAL RESULTS
Experiments for ISCAS and ITC benchmark suites were conducted on a Pentium-4 2.6GHz machine having 1GB RAM and running Linux operating system. Table 1 shows the results. First, the maximum number of untestable faults identified among [3] , [4] , [5] , [6] , [7] , [8] , [10] , [11] , [12] and [13] are reported under column Prev BEST. Note that all of these works are non branch-and-bound based techniques, similar to ours. For each circuit, #TF shows the maximum implication learning depth set during our experiments. A depth of n means that implications are computed across -n to +n time-frames (i.e., a total of 2n+1 frames). Then, we show the results of our UFO tool obtained using various procedures. EBL Alone reports the untestable faults identified using EBL implications and MUST procedure. EBL + New SNI reports the results obtained by using EBL and the proposed new single-node implications along with MUST, whereas EBL + New SNI + MNR reports the results obtained by using the multi-node relations extracted in addition to the single-node implications. The columns titled Time, #SNI, #NEC, #MNR and #UNT report the total time (static learning time + untestable fault identification time) in seconds, the number of single-node implications obtained, the sum of all necessary assignments obtained for all the remaining faults (faults not found to be untestable), the number of multi-node relations obtained, and the number of untestable faults obtained, respectively.
As shown in Table 1 , the number of single-node implications obtained with our technique can be much more compared to those obtained from EBL alone. For example, for b07, the total number of implications increased from 54K to 189K because of our added learning. Similarly for s9234, the number of implications increased from 8.2M to 9.9M. Using all the newly learned relations, UFO was able to identify far more untestable faults with very low overhead. For smaller circuits, our tool identified considerably more faults except for s526 for which FUNI [5] could identify 62 untestable faults with the help of illegal states captured using BDDs. For larger circuits, UFO has shown tremendous improvement in many cases. For s13207.1, we were able to identify 1048 untestable faults where as the previous best was only 453 . Similarly for the difficult circuit s38584.1, UFO identified 2431 untestable faults whereas only 1653 were identified among the previous works. For all the circuits, the maximum amount of memory needed by UFO was less than 17MB.
For small circuits, deterministic ATPG engines often perform better because of the smaller search-space. But for larger circuits, all the additional untestable faults identified by UFO were extremely difficult for branch-and-bound based engines to identify, as the numbers of untestable faults reported by deterministic ATPGs are much lower than ours. Besides, UFO was able to find significantly more number of necessary assignments for the remaining faults (shown in boldface) as compared to EBL Alone. These non-trivial necessary assignments obtained with low overheads indicate that our technique can be a very helpful pre-processor and can potentially speed up the sequential ATPG engines by pruning the searchspace because of the increased necessary assignment set for the faults.
CONCLUSION
We have presented novel techniques based on powerful combinations of binary resolution and static logic implications to extract non-trivial relations from the circuits. These non-trivial relations include new single-node as well as multi-node implications. The multi-node relations proposed could be learned after any given depth of the recursive learning procedure as well. Experimental results show that our learning can enable the identification of significantly more untestable faults with low computational overhead and memory requirements. Finally, our tool can be employed as a preprocessor for a deterministic ATPG engine to first omit the identified untestable faults and use the necessary assignments for the rest of the faults as multiple objectives during test generation. 
